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A Sinusoidal Current Driver With an Extended
Frequency Range and Multifrequency Operation
for Bioimpedance Applications
Peter J. Langlois, Nazanin Neshatvar, Student Member, IEEE, and Andreas Demosthenous, Senior Member, IEEE
Abstract—This paper describes an alternative sinusoidal cur-
rent driver suitable for bioimpedance applications where high
frequencyoperationisrequired.Thecircuitisbasedonatranscon-
ductor and provides current outputs with low phase error for
frequencies around its pole frequency. This extends the upper
frequency operational limit of the current driver. Multifrequency
currents can be generated where each individual frequency is
phase corrected. Analysis of the circuit is presented together with
simulation and experimental results which demonstrate the proof
of concept for both single and dual frequency current drivers.
Measurements on a discrete test version of the circuit demonstrate
a phase reduction from 25 to 4 at 3 MHz for 2 mAp-p output
current. The output impedance of the current driver is essentially
constant at about 1.1 M over a frequency range of 100 kHz to
5 MHz due to the introduction of the phase compensation. The
compensation provides a bandwidth increase of a factor of about
s i xf o rar e s i d u a lp h a s ed e l a yo f4 .
IndexTerms—Bioimpedance,currentdriver,feedback,multifre-
quency, phase compensation, phase error, wideband operation.
I. INTRODUCTION
A
CCURATE sinusoidal current drivers are required for
bioimpedance applications including bioimpedance
spectroscopy of biological tissues (e.g., for identifying cancers)
and electrical impedance tomography for imaging [1], [2]. In
some applications such as breast tissue characterization and
imaging wideband operation is important [3], [4]. At higher
frequencies restrictions in the generation of current into tissue
via electrodes are encountered due to stray capacitance and lim-
itations in the current driver performance [1]. Stray capacitance
is a signiﬁcant problem in some applications due to the use of
one common current driver and multiplexing over lengths of
cable to many electrodes [5]. An alternative method has each
current driver closely connected to its electrode [6] and the
stray capacitance effects are minimized but are always present
to some degree.
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The upper frequency limitations in current driver perfor-
mance are the phase delay of the output current and to a lesser
extent the driver output impedance. Excessive phase delay can
be a problem in accurate bioimpedance measurements, due to
its use in synchronous/phase-sensitive demodulation/detection
[7]. The Howland current driver circuit is in common use
[8]–[13]. Ideally its output impedance is inﬁnite, but in practice
it depends on the speciﬁcation of the opamps used and the
degree of matching of the resistors in the positive and negative
feedback paths [8]. It is well adapted to discrete designs, where
the set of very accurate resistors required are readily available.
Generalized impedance converter (GIC) circuits to minimize
the effects of stray capacitance are often used to boost the
output impedance of the Howland current driver and achieve
wideband operation [9], [12]. In some applications, especially
those employing active electrodes (requiring the electronics to
be encapsulated within the electrode shell [6], [14]), it is an
advantage to miniaturize the current drivers by employing in-
tegrated circuit designs [15]. A current driver topology suitable
for integration has been described in [16]. It can provide the
high output impedance required and high frequency operation,
but its accuracy relies on an on-chip reference (sense) resistor
which would need to be corrected by some means for high ac-
curacy. An improved integrated circuit current driver based on
[16] has been presented recently in [17]. It was implemented in
a0 . 6 m high voltage CMOS technology. The upper frequency
of operation of this circuit is limited by the phase delay present
at high frequencies. A summary of available current drivers is
detailed in [17].
Thecircuitproposedinthispaperisadesignbasedonalinear
feedback circuit as in [16] but signiﬁcantly reduces the output
phase delay at high frequencies, allowing increased operational
bandwidth for a given technology. In addition, the accuracy of
the output current need no longer rely on the absolute value of a
senseresistor,butcandependinsteadonthequalityofmatching
of resistors on chip which is superior. The aim of this paper is
to demonstrate the proof of concept of the proposed circuit.
The paper is organized as follows. A description of the prin-
ciple and performance of the proposed current driver is pre-
sented in Section II. This is followed in Section III by details of
the phase compensation circuit and then experimental results in
Section IV. In Section V a dual frequency example with exper-
imental results is presented. Finally, discussion and conclusion
follow respectively in Sections VI and VII.
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Fig. 1. Basic linear feedback current driver. Two gain stages are necessary
in practice. is a voltage ampliﬁer and a transconductor, the output
resistance of the load resistor and the sense resistor. and
are parasitic capacitances and is the capacitance associated with the load.
II. BASIC CURRENT DRIVER
A. Linear Feedback Circuit
Theprincipleusedinthelinearfeedbackcurrentdriverin[16]
formsthebasisofthealternativecurrentdriver.Fig.1showsthe
linear current driver circuit. In summary the drive current
is
(1)
where is a voltage ampliﬁer and a transconductor, the
output resistance of including the load and
the sense impedance. The ampliﬁer-transconductor AG has
two poles one of which is dominant (low frequency). There
are added poles associated with the capacitances shown in
Fig. 1. By suitable choice of the pole frequency of
due to stray capacitance can be made sufﬁciently high
that at operational frequencies can be approximated to the
resistance . The stray capacitance associated with
must also be small to avoid signiﬁcant extra phase delay in the
loop gain. These limits can be achieved in the topology used in
integrated circuits [17] where stray capacitances are typically
below 1 pF. The capacitance in the load impedance may
have large values (nF), but provided the inﬂuence of
variations on the loop gain is small. The loop gain is then
mainly inﬂuenced by the poles in AG.
Equation (1) can be simpliﬁed to
(2)
For and . AG
normally has two poles one of which is dominant to ensure sta-
bility. As frequencies approach their upper limit the output cur-
rent phase delay increases depending on the designated phase
margin.Forexample,inatypicalsecondordercircuitwithfeed-
back, when using a phase margin of 45 at a frequency of about
1/12 of the closed-loop bandwidth, the phase delay between
input and output is 4 [18].
The load contributes an added inaccuracy in (2) which
can be expressed as an output impedance where
(3)
If and
(4)
In(4)duetothelowfrequencydominantpole inthetwopole
loop gain , the output impedance at high frequencies is
not resistive but approximately a capacitance where
(5)
canbein the orderof2–10pFand isin addition to any added
stray capacitances.
B. Alternative Feedback Current Driver
Fig. 2 shows an alternative circuit based on a voltage driver
in [19] but designed to provide a current drive rather
than voltage drive by using a sense resistor to monitor the
current. The feedback principle is similar to the linear circuit of
Fig. 1 and similar equations apply, but it has the advantage that
the dominant pole required for stability does not affect its high
frequency performance, although its transient response will be
longer. The amplitude of the ac voltage across is converted
to a dc voltage by some form of rectiﬁcation which can be
a rectiﬁer, peak detector, linear multiplier or a switching multi-
plier,1 followed by a low pass ﬁlter (ac-dc). To introduce phase
compensation and for a multiple frequency generator (consid-
ered in Section V) only the latter two types of multiplier
in Fig. 2) can be used. The multiplying function requires
inputs at the desired frequency of operation. The resulting (dc)
voltage iscompared tothedccontrolvoltage andam-
pliﬁedby .Theoutputofampliﬁer isconnectedtoinput1of
multiplier . Input 2 is a sinewave at the desired operational
frequency of . The output of is an ac signal whose am-
plitude is controlled by the output of . The output of transcon-
ductor drives the load and . The steady state ac output of
is unaffected by the dominant pole used in the integrator.
The dc component of the output of multiplier is respec-
tively for a linear and for a switching multiplier,
where is the peak voltage of the input ac sign a la tt e r m i n a l1
of . In the case of the linear multiplier a 2 component must
be attenuated to an acceptable level at the lowest expected oper-
ational frequency of ,o t h e r w i s eh a r m onics with frequen-
cies at and 3 will appear at the output of transconductor
due to the multiplier . Similar conditions would apply to the
switching multiplier, but there are additional higher harmonics
to attenuate.
Unlike the rectiﬁer orpeakdetector, in the linear or switching
multiplier version the accuracy of the conversion of the ampli-
tude of the ac signal to the dc signal (ac-dc) is affected by the
phase delay between inputs 1 and 2 of the multiplier .T h i s
directly causes an added inaccuracy in .I nb o t ht y p e so f
1A switching multiplier uses four switches to perform full wave rectiﬁcation
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Fig. 2. Basic alternative current driver circuit.
Fig. 3. % error in caused by phase delay between the two multiplier
inputs in the ac-dc converter.
Fig. 4. Linear equivalent used to check the transient response and stability.
multiplier, when there is a phase delay between inputs 1 and 2
of , the ac-dc transfer is reduced by a factor .T h ee r r o r
in isinverselyproportionalto andisshowninFig.3.
For the higher frequencies the phase delay due to and
will be large near their pole frequency. Fig. 3 shows the % error
in amplitude due to the phase delay in and .F o ra
0.25% error a phase delay of is necessary and the highest
operational frequency would be restricted to about one tenth of
the pole frequency of the transconductor . To ensure accurate
ac-dc conversion at high frequencies phase compensation is a
necessary requirement.
C. Transient Response and Harmonic Distortion
In Fig. 2 because the transient response of the circuit is rela-
tively slow compared with the high frequencies at the output of
the transconductor the stability of the circuit can be consid-
ered by use of a conventional linear equivalent shown in Fig. 4,
which is similar to that in Fig. 1. In Fig. 2 at low frequencies
the components and combined with the integrator
and can be replaced in Fig. 4 by the integrator (
and ) and transconductor . The linear equivalent circuit
is valid provided the transient response operates over more than
about 10 cycles of the frequency of .P o l e1p r o v i d e st h e
integratorfunction,pole 2 is causedbythe dc (orbaseband) am-
pliﬁer andpole3isarelativelyhighfrequencyinthetranscon-
ductor. is the 0.5 dc attenuation factor due to the multiplier
in Fig. 2. Pole 1 is primarily used to ﬁlter out the unwanted
frequency component at the output of . The addition of pole
2 can be advantageously used to signiﬁcantly increase the sup-
pression of the unwanted component at the output of
(Fig. 2). As it has potential to cause feedback instability a bal-
ance must be struck between signal suppression and suitable
phase margins.
Fig. 5 shows an example of the improvement of the harmonic
distortion. Fig. 5(a) shows distortion for single pole feedback
and Fig. 5(b) for two pole feedback with a phase margin of 45 .
The operational frequency of is 100 kHz. For one pole
feedback there is a 300 kHz harmonic with attenuation of 1/400
and a further 500 kHz harmonic attenuated by 1/322000. The
300 kHz harmonic causes a 400 kHz component at the output of
multiplier (Fig.2)anda500kHzcomponentattheoutputof
multiplier (Fig. 2). For two pole feedback the 300 kHz is at-
tenuatedby1/102000,andany500kHz componentis belowthe
noise in the FFT (fast Fourier transform). This result shows the
signiﬁcant improvement in harmonic distortion possible when
usingatwopolesystem.However,ingeneralitextendsthetran-
sient step response time by a factor of about 3. This factor is es-
sentially independent of the loop gain or dominant pole. In the
c a s eo ft h es i m u l a t e dr e s u l t ss h o w ni nF i g .5 ,w h e r et h ed o m i -
nant pole is 15.9 Hz and the loop gain is 200 V/V, for a phase
margin of 45 the times to settle to within 0.05% of the ﬁnal
value were 414 S and 1200 S for one pole and two poles,
respectively. The steady state high frequency performance is
not affected. The harmonic distortion is less at higher operating
frequencies.404 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 9, NO. 3, JUNE 2015
Fig. 5. Simulated FFTs of the current in the sense resistor showing the
harmonics generated using feedback with (a) one pole and (b) two poles.
III. PHASE COMPENSATION
A. Circuit Design
A ss h o w ni nF i g .3t h ep h a s ed e l a yo f and will signif-
icantly affect the accuracy of the drive current at higher
frequencies when using the multiplier in ac-dc converters. To
extend the accuracy of at the higher frequencies its phase
delaymustbereduced.Fig.6showsacircuitwhichsigniﬁcantly
reduces the phase delay of to beyond the pole frequen-
cies of and . In Fig. 6 the upper circuit with
and ,drivenby ,is the basic currentgeneratorsup-
plyingthe current intothe load as inFig. 2. The lower
circuit,whichisnearlyidenticaltotheuppercircuitbuthasmul-
tipliers and driven by and zero control voltage,
provides delay compensation. The voltage across the sense re-
sistor i sa p p l i e dt oi n p u t1o f .T h ec i r c u i tw i t h and
senses the amplitude of the out-of-phase component of the
voltage across and generates an ampliﬁed version of it. The
output of transconductor is added to the output of and
by feedback (nearly) cancels out the out-of-phase component
of the voltage across .
B. Analysis of the Phase Compensation
For efﬁcient compensation and mustbe wellmatched.
The output current of is then always at 90 to at all
frequencies. For tractable analysis it is assumed that ampliﬁers
, linear multipliers , and transconduc-
tors are ideal and that there are poles in and
. The effect of in the transconductors is ignored.
The upper and lower circuits process the sine and cosine sig-
nals separately. For the lower circuit assume there is an out-of-
phase voltage across due to the current from .T h a ti s
(6)
where is the amplitude of the current from and
(7)
Considering the out-of-phase feedback loop, let a dc voltage at
the input 1 of be . The output current of is
(8)
where the magnitude response of is
(9)
and is the dc transconductance. The voltage across as a
result of the addition of the currents from and is
(10)
Equation (10) is the voltage input to terminal 1 of .T h e
output voltage of is
(11)
Thedccomponentoftheoutputof extractedbythelowpass
ﬁlter ( and in Fig. 6) is
(12)
Equating to and rearranging
(13)
The out-of-phase voltage component in (10) is
(14)
Combining (13) and (14) the out-of-phase component is modi-
ﬁed to
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Fig. 6. Adding a compensating circuit to cancel the phase delays in and .
If the out-of-phase component is cancelled.
Note that and are functions of and the will
reduce with frequency.
In (10) there is an added in-phase component
(16)
Combining (13) and (16) the added in-phase component is
(17)
If the in-phase component is cancelled.
Since the out-of-phase component has been cancelled and the
voltage across is now in phase, the current in will be
substantially constant over a wide frequency range provided
still applies.
Simulation results of the circuit in Fig. 6 are shown in Fig. 7.
The simulation used ideal ampliﬁers, linear multipliers and
transconductors. In each transconductor a pole was inserted
using single RC low pass ﬁlters. The poles (1.6 MHz) were
chosen so that a 2 MHz sinewave without compensation was
heavily delayed to better illustrate the operation. Fig. 7(a)
shows how the two currents from transconductors and
c o m b i n ei nt h es e n s er e s i s t o r to provide an accurate
in-phase current . Fig. 7(b) shows the sinewave input to
multipliers and for reference.
Fig.8demonstratesinsimulationthecancellationoverawide
frequencyrangeusingidealcomponentsbutwith1.6MHzpoles
Fig. 7. Simulated waveforms demonstrating phase compensation. (a) Out-of-
phasecurrentsfromtransconductors and ,andthephasecorrectedcurrent
through .( b )R e f e r e n c e2M H zs i n e w a v e .
added to and . Fig. 8(a) shows how the error in
amplitude due to phase delay in the ac-dc transfer is signiﬁ-
cantly reduced with compensation (the amplitude is 1.2% lower
at 5 MHz compared with that at 100 kHz). The phase cancella-
t i o ni ss h o w ni nF i g .8 ( b ) .
C. Effect of Stray Capacitance
The compensating circuit cancels out any potential phase
delayin the currentﬂowingthroughthe sense resistor .F ig .9
showstheequivalentcircuitassociatedwiththesenseresistoras
used in the circuit of Fig. 6. The effect of , which takes some
of the current from can be minimized by suitable choice of406 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 9, NO. 3, JUNE 2015
Fig.8. Simulatedresultswithandwithoutcompensation. and hadpoles
at 1.6 MHz. (a) Effect of compensation on output current . (b) Effect of
c o m p e n s a t i o no np h a s ed e l a yo f .
Fig. 9. Effect of stray capacitance. is a current generator with phase delay.
. For phase delay test purposes in the discrete measurements
. The compensating circuit cancels phase delays both
due to the delayed current and the effect of .T h e i r
relative values will depend on the circuit topology. In the
discrete test circuit described in Section IV 2 the main delay
is due to which includes the effect of printed circuit
board tracks, interconnections and transconductor outputs. In
integrated circuit designs (e.g., [17]) will be very much
lower, and the delays in the transconductors are more signiﬁ-
cant. The compensating circuit will reduce the delay whether
due to and/or transconductors.
2Due to relatively large stray capacitances the discrete component circuitd e -
scribed in Section IV cannot be an exact replica of an integrated circuit version
in terms of performance.
IV. EXPERIMENTAL RESULTS
A. Circuit Design
As a proof of concept, discrete test measurements were
made using the circuit of Fig. 10 implemented on a two-layer
printed circuit board using available components with regu-
lated power supplies of V. The multiplier AD835 has
dB bandwidth of 250 MHz. This ensures an accurate multipli-
cation over the desired operating frequency range of the cur-
rent driver (100 kHz to MHz). The transconductor OPA861
has a dB bandwidth of about 75 MHz with a load resis-
tance of 500 . The associated parasitic capacitances added
in the construction of the circuit in Fig. 10 together with the
r e s i s t i v el o a d( 1 . 7k ) reduced the bandwidth associated with
the two transconductors to approximately 5.5 MHz (sufﬁcient
for demonstration of phase reduction at MHz). In the low
frequency section, the LM741 opamp had a feedback gain of
200 V/V and a pole at approximately 5 kHz. This provided
a useful second pole for improved harmonic attenuation (see
Section II-C). The and voltage input signals were
generated by a TTi TGA12104 waveform generator. The os-
cilloscope was Agilent MSO-X 2024A. It was connected via a
matched 50 cable. A second scope input recorded the
signal for reference. The value of the sense resistor included
the 50 . All multipliers and ampliﬁers were trimmed to min-
imize any dc offsets.
Fig.11showsoscilloscopetracesdemonstratingphasereduc-
tion of the current in the sense resistor. The phase delay of the
current is reduced from 25 to 4 at the operating frequency of
3M H z .
Fig. 12(a) shows the effects of phase compensation on the
drive current (measured as peak-peak voltage, Vp-p, across
50 ). The phase reduction at higher frequencies is shown
in Fig. 12(b). While the phase compensation demonstrates
reduction at the higher frequencies, the reduction is noticeably
less compared with the simulated example in Fig. 8 which
uses ideal components. However, from Fig. 12(b) without
compensation the 4 phase delay occurs at below 500 kHz
(which will cause an amplitude error due to ac-dc conversion of
about 0.25%) while with compensation a 4 phase error occurs
at 3 MHz, representing an increase in bandwidth of a factor of
about 6.
Fig. 13 shows the peak drive current in versus the
applied control voltage measured at a frequency of 100
kHz. The slope should be . The estimated error
due to the feedback gain and phase delay is 0.5%. The 6%
error shown is attributed to errors in the ac-dc transfer linear
multiplier . The phase of the current changes with the
polarity of .
The output impedance from (4) applies, but there is no
dominant pole involved. For a loop gain AGR of 200 V/V and
a measured transconductor (AD861) output resistance in the
region of 20 k , the predicted maximum output impedance of
the test current driver in Fig. 10 is 2 M ( n o t ei nF i g .1 0t h e r e
are two transconductor outputs in parallel). Since the effect
of is minimized by the phase compensation, the measuredLANGLOIS et al.: A SINUSOIDAL CURRENT DRIVER WITH AN EXTENDED FREQUENCY RANGE 407
Fig. 10. Discrete test circuit. Voltage ampliﬁers and have feedback gains of 200 V/V and poles 5 kHz, with additional circuits to adjust dc offsets.
k mA/V. Low pass poles Hz. Multipliers and transconductors were installed following manufacturer
instructions.
Fig. 11. Scope traces showing phase delays of the current trough for a
3 MHz sinewave. (a) With no compensation. (b) With compensation.
output impedance of the current driver (obtained using the
method described in [17]) was essentially constant over the
measured frequency range of 100 kHz to 5 MHz (measured
at spot frequencies of 100 kHz, 500 kHz, 1 MHz, 2 MHz
and 5 MHz). Its mean value was 1.1 M with an accuracy of
%.The spread isdue to thepractical difﬁculty in measuring
very small differences between two large numbers with the
available test equipment. Note that for circuit topologies such
as in [17] the effect of associated parasitic capacitance is not
automatically minimized.
Fig. 12. Variation of output amplitude (a) and phase (b) with frequency, with
and without phase compensation.408 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 9, NO. 3, JUNE 2015
Fig.13. Variationofpeakamplitudeoftheacdrivecurrentwithcontrolvoltage
.
Fig. 14. Multifrequency current generator circuit.
V. MULTIFREQUENCY CIRCUIT
A. Circuit Design
Multifrequency currents can be generated by adding extra
Idrive blocks as shown in Fig. 14, each operating at a different
frequency.Thesummedcurrentsﬂowthrough and .Each
block selects its current component frequency in and pro-
vides appropriate feedback. In this way each Idrive block com-
pensates for any phase delays at its stated frequency. Note that
the integrators in each block must adequately attenuate any sig-
nals caused by frequency differences between blocks. For ex-
ample the ﬁrst multipliers of Idrive- ( Fig. 6) will
have a component at their outputs which must be suit-
ably attenuated by the integrators.
B. Experimental Dual-Frequency Results
Two Idrive blocks each using the circuit of Fig. 6 with
frequencies 1 MHz and 5 MHz, (chosen to emphasize the
effect of phase delay) were connected as in Fig. 14. Fig. 15
shows the FFTs of the voltage across and the compensation
obtained. The spectrum analyzer was Agilent E4411B. The
transconductor currents are added halving the output resistance
(the currents could be added before the ﬁnal stage so that a
high output resistance (Fig. 6) is maintained). In Fig. 15(b)
due to phase delay at 5 MHz the uncompensated amplitude of
the measured current is 2.9 dB higher than that at 1 MHz. In
Fig. 15(c) the difference has been reduced to 0.3 dB as a result
of phase compensation. The compensation performance is not
affected when operating with dual (or more) frequencies.
VI. DISCUSSION
The circuit examined is particularly suitable for higher fre-
quency integrated circuit applications. Although discrete cir-
cuits were used to demonstrate the operation for both single and
dual frequency current drivers, the relative complexity of the
circuits and the need for well-matched transconductors favors
an integrated circuit design. The high frequency performance is
isolated from the stability of the feedback. The loop gain is a
combination of the dc ampliﬁer and the ac transconductor gain.
The balance of gains between the two can take account of the
different design demands of the dc ampliﬁer and the high fre-
quency transconductor.
The low frequency, low pass ﬁlter necessary for integration
and suppression of harmonics results in a relatively high oper-
ational low frequency limit and a slow transient response com-
pared with the linear current generator (Fig. 1). However, the
peaking of the at high frequencies caused by low phase
margin in the linear feedback circuit does not occur in the pro-
posed current driver. In multifrequency applications there is a
minimum frequency differenceallowedwhich is dictated bythe
low pass ﬁlter in the ac-dc function.
In simulation phase cancellation is shown to be almost
complete over frequencies to above the pole frequencies of
the transconductors and . For frequencies near the pole
frequencies in the discrete circuit tests, while still producing
appreciable phase reduction, the phase cancellation is less than
the simulation results. Simulation suggests that this is due to
parasitic capacitances (e.g., in Fig. 9) as a result of the
discrete nature of the circuit and mismatch of the value of the
transconductors and (Fig. 10). When designing an inte-
grated circuit version these limitations will be further explored.
The circuit relies on an accurate ac-dc converter. In the dis-
crete proof of concept version the multiplier used in the conver-
sion is analog (AD835). For accurate conversion the multipliers
and (Fig. 6) in the ac-dc converter must have very low
phasedifference(e.g., )betweentheirtwosinusoidalinputs.
This is conveniently provided by the added compensation cir-
cuit. A switched multiplier version in an integrated circuit can
provide suitable rectiﬁcation without the dc offsets and gain er-
rors expected in an analog multiplier. A second component of
the ac-dc converter is the provision of a low frequency pole to
provide the integration. Shown as a separate component to the
dc ampliﬁer in Fig. 2 the low frequency pole (and any second
pole) can be a part of the dc ampliﬁer design. In an integrated
circuit implementation the design must take into consideration
the minimization of dc offsets (e.g., by the use of chopping or
autozeroing [20]). For example, in Fig. 10 using a 200 sense
resistor ,a1 0 V input dc offset in the dc ampliﬁer
is equivalent to V, and will generate an ac current
error of 0.1 A amplitude. In the discrete component design the
dc offsets were trimmed out.LANGLOIS et al.: A SINUSOIDAL CURRENT DRIVER WITH AN EXTENDED FREQUENCY RANGE 409
Fig. 15. (a) Two sinewaves at 1 MHz and 5 MHz with compensation. Two sinewaves at 1 MHz and 5 MHz showing the effect of compensation: (b) without
compensation (zoomed in), (c) with compensation (zoomed in).
TABLE I
COMPARISON OF BANDWIDTH AND OUTPUT IMPEDANCE
The amplitude of has been controlled here by a dc
voltage source . The absolute value of a resistor fabri-
cated in an integrated circuit is inaccurate [21]. By replacing
the (dc) voltage control with a (dc) current control through an
on-chip resistor whose value is matched to the sense resistor
, the sinusoidal output current is related to the dc
control current with the much superior matching between re-
sistors on chip. At high frequencies the output impedance of
the linear feedback circuit is an equivalent capacitance caused
by the low frequency dominant pole (4). In the proposed cir-
cuit it is the high frequency pole of the output transconductor
(Fig. 2) which is relevant and the resulting equivalent capaci-
tanceisverysmall(however,therewillstillbestraycapacitance
(Fig. 9) which cannot be ignored).
The variation of the loop gain of the transconductors (e.g.,
due to power supply variations) is a function of the value of
. Provided the loop gain is high this variation will be
smallinnegativefeedback.Inthistestdiscretedesignthepower
supply was regulated.
Table I provides a comparison with previous work. The dis-
crete implementation of the proposed current driver features
a wide bandwidth (100 kHz to 5 MHz) and a large, constant410 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 9, NO. 3, JUNE 2015
(1.1 M ) output impedance due to the introduction of the phase
compensation. From (4) the output impedance can be increased
by: i) increasing the loop gain, ii) increasing the output resis-
tance of the transconductors and (Fig. 6), and iii) sum-
ming the output of the multipliers and , enabling the use
a single transconductor.
VII. CONCLUSION
An alternative sinusoidal current driver circuit suitable for
bioimpedance measurement applications has been described. It
canprovidecurrentoutputswithlowphaseerrorforfrequencies
near the pole frequency of the transconductor, thus extending
theupperfrequencyoperationallimitofthecurrentdriver.Mea-
surements on a test version using discrete components show
that for a 4 phase delay (from an uncompensated phase delay
of 25 ) there is an increase in bandwidth of a factor of about
six. Multifrequency currents can be generated where each indi-
vidual frequency is phase corrected. While a discrete version of
the circuit has demonstrated the proof of concept, the circuit is
moresuitedtoanintegratedcircuitdesignduetoitscomplexity.
Future work will focus on an integrated circuit implementation
of the alternative current driver.
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